

Graphics Processing Unit (GPU) Devices

Edward J. Wyrwas
edward.j.wyrwas@nasa.gov
301-286-5213
Lentech, Inc. in support of NEPP

Acknowledgment:
This work was sponsored by:
NASA Electronic Parts and Packaging (NEPP)



Acronyms

1MB 1 Megabit 3D Three Dimensional Integrated Circuits ACE Absolute Contacting Encoder Analog to Digital Converter AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Aglle Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Controller Area Network CORAM Controller Area Network CORAM Controller Area Network CORAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Zilinx ceramic filip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit D-Cache Defense Logistics Agency DMA Direct Memory Access DME Department of Defense DOE Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Hold Fire Stridge EAC CI Find Effect or Return of Energy DSP Digital Signal Processing Unit Ferrior Security Engine CCC Effect Commercial Control Unit Dray Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency Dima Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Energy DSP Digital Signal Processing Instrument Dual Ch. Dual Channel Ercurpent Monitor And Control Effect Cerror-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control Effect Cerror-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control Effect Fronsistor (the conducting channel is wrapped by a thin silicon "fin") Fire Effect Fronsistor (the conducting channel is wrapped by a thin silicon "fin") Fire Affect Fronsistor (the conducting cha	Acronym	Definition
3DIC Three Dimensional Integrated Circuits ACE Absolute Contacting Encoder ADC Analog to Digital Converter AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Cu Distributed Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DDR Department of Defense DOE Department of Energy DSP Digital Signal Processing Instrument Dual Ch. Delense MicroElectronics Activity DoD Department of Energy DSP Digital Signal Processing Instrument Dual Ch. Daul Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMMB Multi-die Interconnect Bridge ESA European Space Agency = Timers ETW Electronics Technology Workshop FICEU Fluidized Catalytic Cracking Unit FFF Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GAN GIT Panasonic GaN GIT Eng Prototype Sample	1MB	1 Megabit
SDIC Three Dimensional Integrated Circuits ACE Absolute Contacting Encoder ADC Analog to Digital Converter AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Aglie Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOX Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CGGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÊME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DDD Department of Defense DOE Department of Energy DSP Digital Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMB Multi-die Interconnect Bridge ESA European Space Agency FINE Electronics Technology Workshop FICCU Fluidized Catalytic Cracking Unit FRAMA Error Electronics Technology Workshop FICCU Fluidized Catalytic Cracking Unit FRAMA Error Electronic Radom Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FROA Field Programmable Gate Array FIU Floating Point Unit FY Fiscal Year Gan Gallium Nitride GAN GIT Panasonic Gan GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCC Glacito Cosmic Ray	3D	Three Dimensional
ACE Absolute Contacting Encoder ADC Analog to Digital Converter AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CCGA Column Grid Array CCGA Column Grid Array CCGN COMS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages CCCTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CRÉME Cosmic Ray Effects on Micro Electronics CRÉME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FRRAM Ferroelectric Random Access Memory Fin-FET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray	3DIC	
ADC Analog to Digital Converter AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CGGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics DCU Distributed Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity Dob Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMB Multi-die Interconnect Bridge ESA European Space Agency eTimers EVM Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin FET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "In") FPGA Filed Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR GCR Galactic Cosmic Ray		ū .
AEC Automotive Electronics Council AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics CREME Control Unit DC-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GT Eng Prototype Sample GCAN GIllium Nitride GT Eng Prototype Sample GCAN Glalctic Cosmic Ray	ADC	
AES Advanced Encryption Standard AF Air Force AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÈME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing EEC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMMB Multi-die Interconnect Bridge ESA European Space Agency effirmers EVent Timers EVENT T		
AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon' fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
AFRL Air Force Research Laboratory AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CREME Corroto Unit COCA Control Unit COCA Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DDD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPO GA Gallatium Nitride GT Eng Prototype Sample GAN GII Panasonic Gan GIT Eng Prototype Sample GAN GII Calcic Cosmic Ray		
AFSMC Air Force Space and Missile Systems Center AMS Agile Mixed Signal ARM ARM Holdidings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CCREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit DDC Deache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers EVEN Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCB GGB Gigabyte GCR		
AMS Agile Mixed Signal ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CRÉME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FINFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
ARM ARM Holdings Public Limited Company BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCB Gigabyte GCR		
BGA Ball Grid Array BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit DCCAche defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCB Gigabyte GCR		· ·
BOK Body of Knowledge CAN Controller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic filip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers EVENT Timers EVENT Timers EVENT Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
CAN Confroller Area Network CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	BGA	Ball Grid Array
CBRAM Conductive Bridging Random Access Memory CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic filip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	BOK	Body of Knowledge
CCI Correct Coding Initiative CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers EVent Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	CAN	Controller Area Network
CGA Column Grid Array CMOS Complementary Metal Oxide Semiconductor CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon' fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCAN Gilabyte GCR Galactic Cosmic Ray	CBRAM	Conductive Bridging Random Access Memory
CMOS Complementary Metal Oxide Semiconductor Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÉME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense Micro Electronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GGR Galactic Cosmic Ray	CCI	Correct Coding Initiative
CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN SIT Gallium Nitride GCR Galactic Cosmic Ray	CGA	Column Grid Array
CN Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array (CCGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN SIT Gallium Nitride GCR Galactic Cosmic Ray	CMOS	Complementary Metal Oxide Semiconductor
grid array (CGGA) packages COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CRÈME Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN SIT Gallactic Cosmic Ray		· · · · · ·
COTS Commercial Off The Shelf CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCAN Glalcut Cosmic Ray	CN	
CRC Cyclic Redundancy Check CREME Cosmic Ray Effects on Micro Electronics CREME MC Cosmic Ray Effects on Micro Electronics CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMB Multi-die Interconnect Bridge ESA European Space Agency eTimers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Fir Field Effect Transistor (the conducting channel is wrapped by a thin sillicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray	COTS	
CRÉME MC Cosmic Ray Effects on Micro Electronics CRÉME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMMB Multi-die Interconnect Bridge ESA European Space Agency eTimers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCN Galactic Cosmic Ray		
CRÈME MC Cosmic Ray Effects on Micro Electronics Monte Carlo CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GCR Galactic Cosmic Ray		
CSE Crypto Security Engin CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCAN Gildurn Vitride GCR Galactic Cosmic Ray		·
CU Control Unit D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
D-Cache defered cache DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silion 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCN Galactic Cosmic Ray		
DCU Distributed Control Unit DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DDD Department of Defense DCE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCB Gigabyte GCR Galactic Cosmic Ray		
DDR Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4) DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DOD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Fir Field Effect Transistor (the conducting channel is wrapped by a thin sillicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
DLA Defense Logistics Agency DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin sillicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DCU	Distributed Control Unit
DMA Direct Memory Access DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin sillicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DDR	Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4)
DMEA Defense MicroElectronics Activity DoD Department of Defense DOE Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DLA	Defense Logistics Agency
DoD Department of Defense DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DMA	Direct Memory Access
DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DMEA	Defense MicroElectronics Activity
DOE Department of Energy DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DoD	Department of Defense
DSP Digital Signal Processing dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin sillicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GCR Galactic Cosmic Ray	DOE	Department of Energy
dSPI Dynamic Signal Processing Instrument Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GT Eng Prototype Sample GCR Galactic Cosmic Ray	DSP	
Dual Ch. Dual Channel ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPCA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray	dSPI	0 0
ECC Error-Correcting Code EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray		· · · · · · · · · · · · · · · · · · ·
EEE Electrical, Electronic, and Electromechanical EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GT Eng Prototype Sample GCR Galactic Cosmic Ray		
EMAC Equipment Monitor And Control EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GB Gigabyte GCR Galactic Cosmic Ray		
EMIB Multi-die Interconnect Bridge ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
ESA European Space Agency eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GAN Gigabyte GCR Galactic Cosmic Ray		• •
eTimers Event Timers ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GB Gigabyte GCR Galactic Cosmic Ray		-
ETW Electronics Technology Workshop FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory FinFET fineld Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GB Gigabyte GCR Galactic Cosmic Ray		
FCCU Fluidized Catalytic Cracking Unit FeRAM Ferroelectric Random Access Memory Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPCA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GB Gigabyte GCR Galactic Cosmic Ray		
FeRAM Ferroelectric Random Access Memory FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GAN GIT GAILIUM GIT Eng Prototype Sample GCR Galactic Cosmic Ray		
FinFET Fin Field Effect Transistor (the conducting channel is wrapped by a thin silicon 'fin') FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GAN GIT Gallium Nitride GIT Eng Prototype Sample GCB Gigabyte GCR Galactic Cosmic Ray		, ,
thin silicon "fin") FPGA Field Programmable Gate Array FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample GB Gigabyte GCR Galactic Cosmic Ray	FeRAM	
FPU Floating Point Unit FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	FinFET	
FY Fiscal Year GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	FPGA	Field Programmable Gate Array
GaN Gallium Nitride GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	FPU	Floating Point Unit
GAN GIT Panasonic GaN GIT Eng Prototype Sample GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	FY	Fiscal Year
GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	GaN	Gallium Nitride
GAN SIT Gallium Nitride GIT Eng Prototype Sample Gb Gigabyte GCR Galactic Cosmic Ray	GAN GIT	Panasonic GaN GIT Eng Prototype Sample
Gb Gigabyte GCR Galactic Cosmic Ray		- '' '
GCR Galactic Cosmic Ray		- "
		0 ,
2.2 Global match y Glacomoditori		·

Acronym	Definition						
Gov't	Government						
GPU	Graphics Processing Unit						
GRC	NASA Glenn Research Center						
GSFC	Goddard Space Flight Center						
GSN	Goal Structured Notation						
GTH/GTY	Transceiver Type						
HALT	Highly Accelerated Life Test						
HAST	Highly Accelerated Stress Test						
НВМ	High Bandwidth Memory						
HDIO	High Density Digital Input/Output						
HDR	High-Dynamic-Range						
HiREV	High Reliability Virtual Electronics Center						
HMC	Hybrid Memory Cube						
HP Labs	Hewlett-Packard Laboratories						
HPIO							
HPS	High Performance Input/Output						
0	High Pressure Sodium						
HUPTI	Hampton University Proton Therapy Institute						
l/F	interface						
I/O	input/output						
I2C	Inter-Integrated Circuit						
i2MOS	Microsemi second generation of Rad-Hard MOSFET						
IC	Integrated Circuit						
IC	Integrated Circuit						
I-Cache	independent cache						
IUCF	Indiana University Cyclotron Facility						
JFAC	Joint Federated Assurance Center						
JPEG	Joint Photographic Experts Group						
JTAG	Joint Test Action Group (FPGAs use JTAG to provide access to their programming debug/emulation functions)						
LCD.							
KB	Kilobyte						
L2 Cache	independent caches organized as a hierarchy (L1, L2, et						
LANL	Los Alamos National Laboratories						
LANSCE	Los Alamos Neutron Science Center						
LLUMC	Loma Linda University Medical Center						
L-mem	Long-Memory						
LP	Low Power						
LVDS	Low-Voltage Differential Signaling						
LW HPS	Lightwatt High Pressure Sodium						
M/L BIST	Memory/Logic Built-In Self-Test						
MBMA	Model-Based Missions Assurance						
MGH	Massachusetts General Hospital						
Mil/Aero	Military/Aerospace						
MIPI	Mobile Industry Processor Interface						
MMC	MultiMediaCard						
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor						
MP	Microprocessor						
MP	Multiport						
MPFE	Multiport Front-End						
MPU	Microprocessor Unit						
Msg	message						
NAND	Negated AND or NOT AND						
NASA	National Aeronautics and Space Administration						
NASA STMD	NASA's Space Technology Mission Directorate						
Navy Crane	Naval Surface Warfare Center, Crane, Indiana						
NIEDD	NASA Electronic Parts and Packaging						
	0 0						
NEPP NGSP NOR	Next Generation Space Processor Not OR logic gate						

Acronym	Definition
NRL	Naval Research Laboratory
NRO	United States Navy National Reconnaissance Office
NSWC Crane	Naval Surface Warfare Center, Crane Division
OCM	On-chip RAM
PBGA	Plastic Ball Grid Array
PC	Personal Computer
PCB	Printed Circuit Board
PCIe	Peripheral Component Interconnect Express
PCIe Gen2	Peripheral Component Interconnect Express Generation 2
PLL	Phase Locked Loop
POL	point of load
PoP	Package on Package
PPAP	Production Part Approval Process
Proc.	Processing
PS-GTR	High Speed Bus Interface
QDR	quad data rate
QFN	Quad Flat Pack No Lead
QSPI	Serial Quad Input/Output
R&D	Research and Development
R&M	Reliability and Maintainability
RAM	Random Access Memory
ReRAM	Resistive Random Access Memory
RGB	Red, Green, and Blue
RH	Radiation Hardened
SATA	Serial Advanced Technology Attachment
SCU	
SD	Secondary Control Unit Secure Digital
	ū.
SD/eMMC	Secure Digital embedded MultiMediaCard
SD-HC	Secure Digital High Capacity
SDM	Spatial-Division-Multiplexing
SEE	Single Event Effect
SESI	secondary electrospray ionization
Si	Silicon
SiC	Silicon Carbide
SK Hynix	SK Hynix Semiconductor Company
SLU	Saint Louis University
SMDs	Selected Item Descriptions
SMMU	System Memory Management Unit
SNL	Sandia National Laboratories
SOA	Safe Operating Area
SOC	Systems on a Chip
SPI	Serial Peripheral Interface
STT	Spin Transfer Torque
TBD	To Be Determined
Temp	Temperature
THD+N	Total Harmonic Distortion Plus Noise
TRIUMF	Tri-University Meson Facility
T-Sensor	Temperature-Sensor
TSMC	Taiwan Semiconductor Manufacturing Company
U MD	University of Maryland
UART	Universal Asynchronous Receiver/Transmitter
UFHPTI	University of Florida Proton Health Therapy Institute
UltraRAM	Ultra Random Access Memory
USB	Universal Serial Bus
VNAND	Vertical NAND
WDT	Watchdog Timer



Outline

- What the technology is (and isn't)
- Our tasks and their purpose
- Roadmap
- Partners
- Test Readiness
- Comments




Technology

- Graphics Processing Units (GPU) & General Purpose Graphics Processing Units (GPGPU)
 - Are considered a compute device or coprocessor
 - Is not a standalone multiprocessor (even when contained in an SoC)
- Application workflow:
 - Run the sequential part of their workload on the CPU which is optimized for single-threaded performance
 - Accelerate parallel processing using multi-thread performance on the GPU



Device Packaging







Qualcomm Adreno



Intel Skylake Processor





Purpose

- GPUs are best used for single instruction- multiple data (SIMD) parallelism
 - Perfect for breaking apart a large data set into smaller pieces and processing those pieces in parallel
- Key computation pieces of mission applications can be computed using this technique
 - Sensor and science instrument input
 - Object tracking and obstacle identification
 - Algorithm convergence (neural network)
 - Image processing
 - Data compression algorithms



FY18-19: GPU Testing

Description:

- This is a task over all device topologies and process
- The intent is to determine inherent radiation tolerance and sensitivities
- Identify challenges for future radiation hardening efforts
- Investigate new failure modes and effects
- Testing includes total dose, single event (proton) and reliability.
 Test vehicles will include a GPU devices from nVidia and other vendors as available
 - Compare to previous generations
 - Investigate failure modes/compensation for increased power consumption

FY18-19 Plans:

- Continue development of universal test suite which includes math, output buffer (colors), memory hierarchy and neural networks
- Probable test structures for SEE:
 - Nvidia (16, 14, 10nm)
 - AMD (14, 10nm)
 - Intel (14)
 - Qualcomm (10nm)
- Tests:
 - characterization pre, during and post-rad

Schedule:

Microelectronics		FY18 FY19										
T&E		7	7	Α	S	0	Z	D	7	F	М	Α
On-going discussions for test samples												
GPU Test Development		\Diamond						\Diamond				
SEE Testing												
Analysis and Comparison												\Diamond

Lead Center/PI: GSFC/Lentech/Wyrwas

Co-ls: Carl Szabo

Deliverables:


- Test reports and quarterly reports
- Expected submissions for publications

NASA and Non-NASA Organizations/Procurements:

Source procurements: Proton (MGH), TID (GSFC), Laser (NRL)



GPU Roadmap





Partners

Ongoing and new collaborations:

- JPL (Steve Guertin, Andrew Daniel)
- Navy Crane (Dobrin Bossev, JonathanWang)
- NEPP Microprocessors (Carl Szabo)
- Dr. Paolo Rech (UFRGS)
- Cubic Aerospace
- TuSimple
- JSC Human Interface Branch

- GSFC Microwave Branch
- GSFC Photonics Group
- Harris Corporation
- Ball Aerospace
- General Atomics
- LetSAT.org (LeTourneau University)
- Advanced Micro Devices (AMD)



Test Readiness & Results

A universal test bench is under development to provide a standardized approach to test GPUs with minimal variation between device types. The test bench must perform comparably under Proton, Heavy-Ion, Laser and Total Ionizing Dose tests.





400W Cooling on Bare NVIDIA GTX 1050


180W Cooling on Lidded AMD Ryzen CPU

A cooling solution created for GPU testing has been refined to also cool socketed CPUs such as an AMD Ryzen microprocessor which contains a GPU. This technique can be applied to System on Module (SOM) devices too.



Test Readiness & Results

- Three types of payloads have been created for the GPU test bench: Neural Network, Math-Logic and Colors.
 - The neural network is a convolutional neural network (CNN) which can avoid processor optimizations
 that recursive neural networks (RNN) primarily benefit from.
 - Math-Logic uses mathematics and conditional logic statements to exercise memory hierarchy.
 - The Colors payload assesses corruption in the output image presented to a display.





Comments

- The NEPP GPU standardized approach involves:
 - rapid development of cooling system for each DUT form factor and packaging type
 - system implementation using modular COTS' system and network components
 - public domain software that has been excessively tested by the community
 - payloads that can be easily updated to accommodate new DUTs while maintaining the ability to test older DUTs

References

Nvidia Jetson TX1 (SoC)

Nvidia GTX 1050 (Discrete GPU)

Considerations for testing (overview)

NEPP GPU Body of Knowledge document

Standardizing GPU Radiation Test Approaches

http://hdl.handle.net/2060/20170009004

http://hdl.handle.net/2060/20170009005

http://hdl.handle.net/2060/20170004734

TBD – NEPP Website

TBD – SEE Symposium, May 2018

(other documents will be published after review)